

MS-7C51 Ver:1.1

CPU:
AMD AM4
System Chipset:
Promontory A320
(Value DIY or System Builder)


Main Memory:
DDR IV * 2 MAX:64 GB

VRM
RT8894 3+2

On Board Chipset:
LPC Super I/O --NCT5565
LAN RTL8111H
Azalia CODEC - Realtek ALC887

Expansion Slots:
From CPU
PCI Express X16 Slot * 1
PCI Express X1 Slot * 1

FUSION BLOCK DIAGRAM



01 Block Diagram	36 CPU Power VDDP-RT8125E
02 Cover Sheet	37 CPU Power Connector/PWRGD
03 FM4 DDR4 I/F	38 CPU Power uP9505 3+2 Phase
04 AM4 PCIE/SATAE	39 CPU Power Phase 1-3
05 AM4 Display/Audio	40 CPU Power NB Phase 1-2
06 AM4 SVI/ACPI/GPIO	41 CPU Power NB Switch/NCT3933
07 AM4 LPC/SPI/USB/CLK/STRAP	42 UP6273 CURRENT SENSE
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ATX/Front Panel
10,11 DDR4-DIMM CH-A/B	44 ALL LED Control
12,13 DDR4-POWER/GND	45 BOM Option
14 Promontory-PCIE/SATA/SATAE	46 RTC Circuit/Moat Cap
15 Promontory-USB/OC	47 History
16 Promontory-CLK/ACPI/GPIO	48 Power Sequence
17 Promontory-Power / 18 Promontory-GND	49 Power Delivery
19 PCIE X16(X1*2) SLOT	50 GPIO MAP
20 SIO NCT5565	
21 CPU/SYS FAN Control TYPE K	
22 LAN-RTL8111H	
23 / 24 Audio ALC887	
25 USB Rear PS2+USB2.0	
26 USB Rear LAN+USB3.1 GEN1	
27 USB Front Side	
28 SATA Connector	
29 DVI Connector	
30 DP to VGA ITE6516	
31 ACPI uPI-5VDIMM&3VSB	
32 PM-NB681-1.05V/GS7133-2.5V	
33 DDR PWR VPP25/VTT-MP2143	
34 DDR Power-RT8231AGQW	
35 CPU Power 1P8V-MP2147	

10 MA_ADD[13..0]

MA_ADD0 AA32
MA_ADD1 L32
MA_ADD2 Y35
MA_ADD3 R31
MA_ADD4 R30
MA_ADD5 R33
MA_ADD6 R32
MA_ADD7 P34
MA_ADD8 P30
MA_ADD9 P31
MA_ADD10 AA36
MA_ADD11 P33
MA_ADD12 N35
MA_ADD13 AE32

10 MA_ACT_L MA_ACT_L M35
10 MA_BG0 MA_BG0 N32
10 MA_BG1 MA_BG1 N32

10 MA_BANK0 MA_BANK0 AA35
10 MA_BANK1 MA_BANK1 AA33

10 MA_DM0 MA_DM0 K19
10 MA_DM1 MA_DM1 J23
10 MA_DM2 MA_DM2 J26
10 MA_DM3 MA_DM3 H30
10 MA_DM4 MA_DM4 AM31
10 MA_DM5 MA_DM5 AM31
10 MA_DM6 MA_DM6 AL29
10 MA_DM7 MA_DM7 AL26
X G34

10 MA_DQS_H0 MA_DQS_H0 H19
10 MA_DQS_L0 MA_DQS_L0 F19
10 MA_DQS_H1 MA_DQS_H1 F23
10 MA_DQS_L1 MA_DQS_L1 G23
10 MA_DQS_H2 MA_DQS_H2 F26
10 MA_DQS_L2 MA_DQS_L2 F26
10 MA_DQS_H3 MA_DQS_H3 F30
10 MA_DQS_L3 MA_DQS_L3 F30
10 MA_DQS_H4 MA_DQS_H4 AJ33
10 MA_DQS_L4 MA_DQS_L4 AJ34
10 MA_DQS_H5 MA_DQS_H5 AN32
10 MA_DQS_L5 MA_DQS_L5 AN32
10 MA_DQS_H6 MA_DQS_H6 AP29
10 MA_DQS_L6 MA_DQS_L6 AP29
10 MA_DQS_H7 MA_DQS_H7 AP26
10 MA_DQS_L7 MA_DQS_L7 AN26
X H34
H33

10 MA_CLK_H0 MA_CLK_H0 T34
10 MA_CLK_L0 MA_CLK_L0 U34
10 MA_CLK_H1 MA_CLK_H1 U33
10 MA_CLK_L1 MA_CLK_L1 V33
V36
MA_CLK_H2 V36
MA_CLK_L2 V32
MA_CLK_H3 W32
MA_CLK_L3 W32

10 MA_RESET_L MA_RESET_L L33
10 MA_EVENT_L MA_EVENT_L W35

10 MA0_CKE0 MA0_CKE0 M32
10 MA0_CKE1 MA0_CKE1 M30
M33
MA0_CKE1 L34

10 MA0_ODT0 MA0_ODT0 AD35
10 MA0_ODT1 MA0_ODT1 AD33
MA0_ODT0 AF31
MA0_ODT1 AF34

10 MA0_CS_L0 MA0_CS_L0 AC33
10 MA0_CS_L1 MA0_CS_L1 AE35
AC34
MA0_CS_L1 AE34

10 MA_ADD_17 MA_ADD_17 AF33
10 MA_RAS_L MA_RAS_L AB34
10 MA_CAS_L MA_CAS_L AD32
10 MA_WE_L MA_WE_L AE35

10 MA_ALERT_L MA_ALERT_L N34
10 MA_PAROUT MA_PAROUT Y33

CPU1A

MEMORY-A

MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7

MA_DATA8
MA_DATA9
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15

MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23

MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31

MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39

MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47

MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55

MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63

MA_DATA64
MA_DATA65
MA_DATA66
MA_DATA67
MA_DATA68
MA_DATA69
MA_DATA70
MA_DATA71

MA_DATA72
MA_DATA73
MA_DATA74
MA_DATA75
MA_DATA76
MA_DATA77
MA_DATA78
MA_DATA79

MA_DATA80
MA_DATA81
MA_DATA82
MA_DATA83
MA_DATA84
MA_DATA85
MA_DATA86
MA_DATA87

MA_DATA88
MA_DATA89
MA_DATA90
MA_DATA91
MA_DATA92
MA_DATA93
MA_DATA94
MA_DATA95

MA_DATA96
MA_DATA97
MA_DATA98
MA_DATA99
MA_DATA100
MA_DATA101
MA_DATA102
MA_DATA103

MA_DATA104
MA_DATA105
MA_DATA106
MA_DATA107
MA_DATA108
MA_DATA109
MA_DATA110
MA_DATA111

MA_DATA112
MA_DATA113
MA_DATA114
MA_DATA115
MA_DATA116
MA_DATA117
MA_DATA118
MA_DATA119

MA_DATA120
MA_DATA121
MA_DATA122
MA_DATA123
MA_DATA124
MA_DATA125
MA_DATA126
MA_DATA127

MA_DATA128
MA_DATA129
MA_DATA130
MA_DATA131
MA_DATA132
MA_DATA133
MA_DATA134
MA_DATA135

MA_DATA136
MA_DATA137
MA_DATA138
MA_DATA139
MA_DATA140
MA_DATA141
MA_DATA142
MA_DATA143

MA_DATA144
MA_DATA145
MA_DATA146
MA_DATA147
MA_DATA148
MA_DATA149
MA_DATA150
MA_DATA151

MA_DATA152
MA_DATA153
MA_DATA154
MA_DATA155
MA_DATA156
MA_DATA157
MA_DATA158
MA_DATA159

MA_DATA160
MA_DATA161
MA_DATA162
MA_DATA163
MA_DATA164
MA_DATA165
MA_DATA166
MA_DATA167

MA_DATA168
MA_DATA169
MA_DATA170
MA_DATA171
MA_DATA172
MA_DATA173
MA_DATA174
MA_DATA175

E18

MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7

MA_DATA8
MA_DATA9
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15

MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23

MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31

MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39

MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47

MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55

MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63

MA_DATA64
MA_DATA65
MA_DATA66
MA_DATA67
MA_DATA68
MA_DATA69
MA_DATA70
MA_DATA71

MA_DATA72
MA_DATA73
MA_DATA74
MA_DATA75
MA_DATA76
MA_DATA77
MA_DATA78
MA_DATA79

MA_DATA80
MA_DATA81
MA_DATA82
MA_DATA83
MA_DATA84
MA_DATA85
MA_DATA86
MA_DATA87

MA_DATA88
MA_DATA89
MA_DATA90
MA_DATA91
MA_DATA92
MA_DATA93
MA_DATA94
MA_DATA95

MA_DATA96
MA_DATA97
MA_DATA98
MA_DATA99
MA_DATA100
MA_DATA101
MA_DATA102
MA_DATA103

MA_DATA104
MA_DATA105
MA_DATA106
MA_DATA107
MA_DATA108
MA_DATA109
MA_DATA110
MA_DATA111

MA_DATA112
MA_DATA113
MA_DATA114
MA_DATA115
MA_DATA116
MA_DATA117
MA_DATA118
MA_DATA119

MA_DATA120
MA_DATA121
MA_DATA122
MA_DATA123
MA_DATA124
MA_DATA125
MA_DATA126
MA_DATA127

MA_DATA128
MA_DATA129
MA_DATA130
MA_DATA131
MA_DATA132
MA_DATA133
MA_DATA134
MA_DATA135

MA_DATA136
MA_DATA137
MA_DATA138
MA_DATA139
MA_DATA140
MA_DATA141
MA_DATA142
MA_DATA143

MA_DATA144
MA_DATA145
MA_DATA146
MA_DATA147
MA_DATA148
MA_DATA149
MA_DATA150
MA_DATA151

MA_DATA152
MA_DATA153
MA_DATA154
MA_DATA155
MA_DATA156
MA_DATA157
MA_DATA158
MA_DATA159

MA_DATA160
MA_DATA161
MA_DATA162
MA_DATA163
MA_DATA164
MA_DATA165
MA_DATA166
MA_DATA167

MA_DATA168
MA_DATA169
MA_DATA170
MA_DATA171
MA_DATA172
MA_DATA173
MA_DATA174
MA_DATA175

MA_DATA[83..0]

11 MB_ADD[13..0]

MB_ADD0 AC36
MB_ADD1 L36
MB_ADD2 U37
MB_ADD3 F38
MB_ADD4 F37
MB_ADD5 R39
MB_ADD6 P39
MB_ADD7 P38
MB_ADD8 R38
MB_ADD9 P36
MB_ADD10 AC39
MB_ADD11 P37
MB_ADD12 N38
MB_ADD13 AC38

11 MB_ACT_L MB_ACT_L M38
11 MB_BG0 MB_BG0 N38
11 MB_BG1 MB_BG1 N38

11 MB_BANK0 MB_BANK0 AD38
11 MB_BANK1 MB_BANK1 AC37

11 MB_DM0 MB_DM0 C21
11 MB_DM1 MB_DM1 D26
11 MB_DM2 MB_DM2 A32
11 MB_DM3 MB_DM3 C37
11 MB_DM4 MB_DM4 AR39
11 MB_DM5 MB_DM5 AR39
11 MB_DM6 MB_DM6 AT35
11 MB_DM7 MB_DM7 AV39
X F39

11 MB_DQS_H0 MB_DQS_H0 B22
11 MB_DQS_L0 MB_DQS_L0 A22
11 MB_DQS_H1 MB_DQS_H1 C27
11 MB_DQS_L1 MB_DQS_L1 B27
11 MB_DQS_H2 MB_DQS_H2 C32
11 MB_DQS_L2 MB_DQS_L2 C32
11 MB_DQS_H3 MB_DQS_H3 B37
11 MB_DQS_L3 MB_DQS_L3 B37
11 MB_DQS_H4 MB_DQS_H4 AM37
11 MB_DQS_L4 MB_DQS_L4 AM36
11 MB_DQS_H5 MB_DQS_H5 AT38
11 MB_DQS_L5 MB_DQS_L5 AT38
11 MB_DQS_H6 MB_DQS_H6 AU34
11 MB_DQS_L6 MB_DQS_L6 AV34
11 MB_DQS_H7 MB_DQS_H7 AU28
11 MB_DQS_L7 MB_DQS_L7 AU28
X G37
G37

11 MB_CLK_H0 MB_CLK_H0 U39
11 MB_CLK_L0 MB_CLK_L0 V39
11 MB_CLK_H1 MB_CLK_H1 V38
11 MB_CLK_L1 MB_CLK_L1 V38
V37
MA_CLK_H2 V37
MA_CLK_L2 V37
MA_CLK_H3 X39
MA_CLK_L3 V38

11 MB_RESET_L MB_RESET_L K35
11 MB_EVENT_L MB_EVENT_L AA38

11 MB0_CKE0 MB0_CKE0 L37
11 MB0_CKE1 MB0_CKE1 L37
L36
MA0_CKE1 L36

11 MB0_ODT0 MB0_ODT0 AF39
11 MB0_ODT1 MB0_ODT1 AF37
MA0_ODT0 AF39
MA0_ODT1 AF37

11 MB0_CS_L0 MB0_CS_L0 AE37
11 MB0_CS_L1 MB0_CS_L1 AG39
AE38
MA0_CS_L1 AE36

11 MB_ADD_17 MB_ADD_17 AH37
11 MB_RAS_L MB_RAS_L AD36
11 MB_CAS_L MB_CAS_L AF36
11 MB_WE_L MB_WE_L AS39

11 MB_ALERT_L MB_ALERT_L N37
11 MB_PAROUT MB_PAROUT Y33

CPU1B

MEMORY-B

MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7

MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15

MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23

MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31

MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39

MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47

MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55

MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63

MB_DATA64
MB_DATA65
MB_DATA66
MB_DATA67
MB_DATA68
MB_DATA69
MB_DATA70
MB_DATA71

MB_DATA72
MB_DATA73
MB_DATA74
MB_DATA75
MB_DATA76
MB_DATA77
MB_DATA78
MB_DATA79

MB_DATA80
MB_DATA81
MB_DATA82
MB_DATA83
MB_DATA84
MB_DATA85
MB_DATA86
MB_DATA87

MB_DATA88
MB_DATA89
MB_DATA90
MB_DATA91
MB_DATA92
MB_DATA93
MB_DATA94
MB_DATA95

MB_DATA96
MB_DATA97
MB_DATA98
MB_DATA99
MB_DATA100
MB_DATA101
MB_DATA102
MB_DATA103

MB_DATA104
MB_DATA105
MB_DATA106
MB_DATA107
MB_DATA108
MB_DATA109
MB_DATA110
MB_DATA111

MB_DATA112
MB_DATA113
MB_DATA114
MB_DATA115
MB_DATA116
MB_DATA117
MB_DATA118
MB_DATA119

MB_DATA120
MB_DATA121
MB_DATA122
MB_DATA123
MB_DATA124
MB_DATA125
MB_DATA126
MB_DATA127

MB_DATA128
MB_DATA129
MB_DATA130
MB_DATA131
MB_DATA132
MB_DATA133
MB_DATA134
MB_DATA135

MB_DATA136
MB_DATA137
MB_DATA138
MB_DATA139
MB_DATA140
MB_DATA141
MB_DATA142
MB_DATA143

MB_DATA144
MB_DATA145
MB_DATA146
MB_DATA147
MB_DATA148
MB_DATA149
MB_DATA150
MB_DATA151

MB_DATA152
MB_DATA153
MB_DATA154
MB_DATA155
MB_DATA156
MB_DATA157
MB_DATA158
MB_DATA159

MB_DATA160
MB_DATA161
MB_DATA162
MB_DATA163
MB_DATA164
MB_DATA165
MB_DATA166
MB_DATA167

MB_DATA168
MB_DATA169
MB_DATA170
MB_DATA171
MB_DATA172
MB_DATA173
MB_DATA174
MB_DATA175

MB_DATA[63..0]

11

MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7

MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15

MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23

MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31

MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39

MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47

MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55

MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63

MB_DATA64
MB_DATA65
MB_DATA66
MB_DATA67
MB_DATA68
MB_DATA69
MB_DATA70
MB_DATA71

MB_DATA72
MB_DATA73
MB_DATA74
MB_DATA75
MB_DATA76
MB_DATA77
MB_DATA78
MB_DATA79

MB_DATA80
MB_DATA81
MB_DATA82
MB_DATA83
MB_DATA84
MB_DATA85
MB_DATA86
MB_DATA87

MB_DATA88
MB_DATA89
MB_DATA90
MB_DATA91
MB_DATA92
MB_DATA93
MB_DATA94
MB_DATA95

MB_DATA96
MB_DATA97
MB_DATA98
MB_DATA99
MB_DATA100
MB_DATA101
MB_DATA102
MB_DATA103

MB_DATA104
MB_DATA105
MB_DATA106
MB_DATA107
MB_DATA108
MB_DATA109
MB_DATA110
MB_DATA111

MB_DATA112
MB_DATA113
MB_DATA114
MB_DATA115
MB_DATA116
MB_DATA117
MB_DATA118
MB_DATA119

MB_DATA120
MB_DATA121
MB_DATA122
MB_DATA123
MB_DATA124
MB_DATA125
MB_DATA126
MB_DATA127

MB_DATA128
MB_DATA129
MB_DATA130
MB_DATA131
MB_DATA132
MB_DATA133
MB_DATA134
MB_DATA135

MB_DATA136
MB_DATA137
MB_DATA138
MB_DATA139
MB_DATA140
MB_DATA141
MB_DATA142
MB_DATA143

MB_DATA144
MB_DATA145
MB_DATA146
MB_DATA147
MB_DATA148
MB_DATA149
MB_DATA150
MB_DATA151

MB_DATA152
MB_DATA153
MB_DATA154
MB_DATA155
MB_DATA156
MB_DATA157
MB_DATA158
MB_DATA159

MB_DATA160
MB_DATA161
MB_DATA162
MB_DATA163
MB_DATA164
MB_DATA165
MB_DATA166
MB_DATA167

MB_DATA168
MB_DATA169
MB_DATA170
MB_DATA171
MB_DATA172
MB_DATA173
MB_DATA174
MB_DATA175

PART 1 OF 9

AM4


ZIF-SOCKET1331

PART 2 OF 9


AM4

ZIF-SOCKET1331






TOP SIDE



U_98 AM4
PART 8 OF 9


ZIF-SOCKET133



AM4
PART 7 OF

PART 7 OF 9

ZIF-SOCKET13



BOTTOM SIDE



Title	AM4 Power/RTC Power
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

Size	Document Number	Rev
------	-----------------	-----

Custom	MS-7C51	1.1
--------	----------------	------------




Date: Thursday, July 04, 2019 Sheet 8 of 50

GND

AM4
PART 9 OF 9

A1

DIMMA1A



DIMM1 (CHANNEL-A) -A0
ADDRESS = 0:0 [SA1:SA0]



正式Footprint

6.38.41.45 SCLK0 SCLK0 R427 X R2 SMB CLK DIMM SMB CLK DIMM 11
6.38.41.45 SDATA0 SDATA0 R431 X R2 SMB DATA DIMM SMB DATA DIMM 11




Rev	DDR4 DIMM CH-A	Rev	1.1
Size	Custom	Document Number	MS-7C51
Date	Thursday, July 04, 2019	Sheet	10 of 50


DIMM SLOT PN BY SPEC








DDR VREF

(place resistors close to DIMMs)










Co-layer GPP_RST Reset for meet FCH sequence. See 55553.

BOM OPTION

VCC3	R929	X 10K/4	GPI02	R930	10K/4				
	R940	X 10K/4	GPI03	R941	10K/4				
	R952	X 10K/4	GPI04	R953	10K/4				
10-A320M PRO									
GPI02	0	1		0	1				
GPI03	0			0	1				
GPI04	0	0		0	0				

MSI
Micro-Start Intl Co., Ltd.

File	Promontory-CLK/ACPI/GPIO	Rev	1.1
Size	Document Number	MS-7C51	
Customer			
Date	Thursday, July 04, 2019	Sheet	16 of 50






3.3V 3.0A
12V 5.5A


PCI EXPRESS x16 Slot

PCIEX1 12V 0.5A
3.3V weak 375mA



3.3V 3.0A
12V 0.5A



SMBus separate circuit








GP70的GPIO可以造成GRN LED, 所以有呼吸燈的功能, 但有兩項要注意:
1. GRN LED在您的案子應該會是PWR LED (LED_VCC).
2. GP70有DSW_EN的hardware strapping, 所以外部會有pull-up到SIO_3VA.







PIN	5563D NAME	Circuit NAME	0	1
18	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E
19	FANOUT_DEF_EN	DTRA#	CPU FANOUT default RPM 50%.	CPU FANOUT default RPM 100%
21	TESTMODE1_EN	SOUTA	DISABLE TEST1MODE	ENABLE TEST1MODE
14	ESPI_EN	GA20M	ENABLE LPC	ENABLE ESPI
35	DSW_EN	DSW_EN	DISABLE	ENABLE DSW_EN





HW Monitor - Voltage



直拉FAN



RTL8111G/RTL8111H Giga LAN




8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15


8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.96
ALDFS	5.50	18.15

ESD Protect
UL2&UL3 close to connector




Type B:
ALC892/887



Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)




Digital

Analog



20181203
Remove Audio LED,
RA73、RA71、RA72、RA74、RA75、RA76、LEDA4、LEDA2、LEDA3、LEDA6、LEDA5、LEDA7、QA4、QA5 unstuff.
20190426
Remove 預留線路


使用測光LED



PS2


PS2 Connect

TVS P/N:
DGG-45B0510-T14






layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch


20181026:
R2 stuff, 400
update-20180830.




LAN USB2.0




LAN+USB



USB Power










APU_USB_OC










	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0


USB3.1 GEN1




USB3.1 GEN1







Front USB2.0



Front USB3.1 GEN1







SATA Connector








DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)





DVI_VGA_5V




HDMI CONNECTOR


For HDMI 1.4




For EMI




AUX Level Shifter




HPD Circuit






Connector Power




Connector




For EMI




5VDIMM FOR DDR




5VDUAL For 3VSB、CPU 1.8V、VDDP



SIO_3VA




3VSB cost down



FOR Promontory 1.05V_S0

1.05V
S0:5.5A
S5:0.05A




FOR Promontory 1.05V_S5

0.05A



PM_1P05_S5改用CPU_VDDP_S5

Promontory-2.5V

2.5V; 900mA




```
Iin lim=Iocp*Vout/0.8/Vin
      =4A*2.5V/0.8/5V=2.5A
Input Current= Iout*Vout/0.8/Vin
              = 1.12A*2.5V/0.8/5V=0.7A
```



DDR4_1.2V 15.5A+4.75A+0.6A=20.85A

15.5A FOR CPU

4.75A FOR 2DIMM


0.6A FOR DDR VTT

R178: 280K * OCP實測28.8A.

$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$
VCCDDR:
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$
 $N = \text{Phase number} = 1$
 $= 20.85A * \sqrt{0.24 - 0.0576}$
 $= 5.21A$





VID	Reference Voltage (V)
H	0.675
L	0.75

2V



OCP:27.5A
I_{max}: 20.85A


6.31,36,37 APU_AM4R1>> D11 S-LRB520S-40T1G VPP_VR_PG



I32-8231A0C-R11

41 DDR_OV

DDR_OV




UPI VOLTAGE CONSOLE

0x26: RH=18K, RL=13K

MAX: 20.85A

1.2V

L04-11A7331-T15



0.5A




0.9A

2.0A



$$0.5A + 2.0A + 0.9A = 3.4A$$

$$0.5A + 2.0A + 0.9A = 3.4A$$

FOR CPU_VDDP_S5




CPU_VDDP_S0 1.05V/0.9 50:8.5A




CPU_VDDP_S5


VDDP_S5 1.05V
55:1A



VRM_Enable circuit



ALL POWER GOOD MUX




CPU VDDP NOT SUPPORT TYPE2

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0




When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state.
If you're buffer use 3.3V_S0 and you need Pull-down 100K
If you're buffer use 3.3V_S5 and you don't need PD.

S0 PG
S5 PG








Note:VID Override Circuit

SVC	SVD	Pre VID	PWROK	Meta VID
0	0	1.1		
0	1	1.0		
1	0	0.8		



VR_HOT# pull low when T>115°C±5°C
VR_HOT# pull high when T drop to 90°C±5°C
Choose VRHOT_LOW=51*VCC and VRHOT_HYS=5*VCC







SET1 control ICMAX, OCP setting
SET2 control Internal compensation

VCORE IccMAX: 125A =>OCP=>140A
VCC_NB IccMAX: 75A =>OCP=> 90A

SMB Address: 0X40

VCORE 105W TDC:95A EDC:140A
VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A





0.00625V~1.55V



MSI
MICRO-START INTL CO., LTD.

CPU Power Phase 1-3		
Size	Document Number	Rev
Custm	MS-7C51	1.1
Date	Thursday, July 04, 2019	Sheet 39 of 50

VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A




FOR VCCP_SOC_S5
0.9A


TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5


H: +VDDCR_FCH_ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB



(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors)Bristol Ridge TYPE0




Over Voltage Control IC



UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

**MICRO-START INTL CO.,LTD.**

File

CPU Power NB Switch / NCT3933 OV

Size

Custom

Document Number

MS-7C51

Date

Thursday, July 04, 2019

Sheet

41

of

50

Rev

1.1



uP6273 CURRENT SENSE

CPU POWER CONNECTOR

uP6273 CURRENT SENSE

VCORE EDC MAC 125A

NB EDC MAX75A



$$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$$

CORE:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 3$
 $= 125A * \sqrt{0.0388 - 0.0136}$
 $= 19.8A$
NB:
 $D = V_{out}/V_{in} = 1.4/12 = 0.1166$
 $N = \text{Phase number} = 2$
 $= 75A * \sqrt{0.0583 - 0.0136}$
 $= 15.8A$

EZ Debug LED

LED	GPI0	GPI097	GPI098	GPI099	GPI0100
亮		GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅		GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

LED Control by SIO

1.0 SPEC Removed

DDR LED

Removed P/N by PM SPEC

PCI Express LED Control

Removed P/N by PM SPEC

AM4 APU Detect LED Circuit

Removed GPU_LED1 by PM SPEC
2019/06/24

!GPU GPU_LED1 OFF
!GPU GPU_LED1 Always ON


Bottom LED

Removed P/N by PM SPEC

LED	x16	x8	x4
PCIE2	Red	White	White

GPIO LED	EGPI095	EGPI096
亮	GPO PO HIGH	GPO PO HIGH
滅	GPI (default LOW)	GPI (default LOW)


HEAT SINK



CPU Socket



Simulation




MANUAL PART



PK0-07C5111-G37, 精成
PK0-07C5111-E48, 競華

Optics Orientation Holes




5010



5020



OPT	Configure	BOM	Function



MICRO-START INT'L CO.,LTD.

Title				BOM OPTION	
Size	Custom	Document Number	MS-7C51		Rev
Date	Thursday, July 04, 2019	Sheet	45	of	50

